
Inventors: HONGZHOU LIU et al.

## "METHOD AND APPARATUS FOR QUANTIFYING TRADEOFFS FOR MULTIPLE COMPETING GOALS IN CIRCUIT DESIGN"

Attorney Docket No.: 2879-030565



## Inventors: HONGZHOU LIU et al. "METHOD AND APPARATUS FOR QUANTIFYING TRADEOFFS FOR MULTIPLE COMPETING GOALS IN CIRCUIT DESIGN"

Attorney Docket No.: 2879-030565

Fig 2

•		<del>- 15</del>	
		10	
	Device(s	) 8	Synthesized
Device #	Device Variable(s)	Device Constants(s)	Performance Specification(s)
Dl (Input Transistor)	Length & L width	Areq <	6
D2 Enput Transistor	11 .	н .	Gain (G)
(Input Transistor)	t į	u	Slew Rate
D4 (Resistor)	Resistance	Length & Width	
(Capacitor)	Capacitance	. и '	Unity Gain Freq (UGF)
D6 (Resistor)		h e	Input
(Capacitor)		~ H	Offset (IO) Phase Margin
D8 (Resistor)	Resistance		(PM)
(Resistor)	11		Settling Time
(Resistor)	N .		Power(Useage)
D11 (Output Transistor)	Leasth f width	Area	(P) Estimated Total Area
(output Transistor)	11	Area	Total Area (ETA)
.*		*	

\* Performance Specifications to be compared to circuit Performances determined by a circuit synthesizer in

#### Inventors: HONGZHOU LIU et al.

### "METHOD AND APPARATUS FOR QUANTIFYING TRADEOFFS FOR MULTIPLE COMPETING

GOALS IN CIRCUIT DESIGN" Attorney Docket No.: 2879-030565

Fig 3

## Synthesized Design Population


12


Design Point	Circuit Topology	Performance(s	•	Domination Cost	Tradeoff Cost	Relative Efficiency
DPI	TOPI	GP-0P1 5RP-DP1 ::	OCDPI	DCDPI	TCOPI	RE <sub>DPI</sub>
DP5	TDPS	GP-0P5 SRP-DP5 ETAP-0P5	OC DP5	D C <sub>D45</sub>	TCDAS	RE <sub>DPS</sub>
DP7	T <sub>DP</sub> 7	Gp-0+7	OCDF7	DC <sub>DP7</sub>	TCDPT	RE <sub>OP7</sub>


	DPX		OCDPX	DCDPX	1 10	RE <sub>DPX</sub>
--	-----	--	-------	-------	------	-------------------

# Inventors: HONGZHOU LIU et al. "METHOD AND APPARATUS FOR QUANTIFYING TRADEOFFS FOR MULTIPLE COMPETING GOALS IN CIRCUIT DESIGN"

Attorney Docket No.: 2879-030565








# Inventors: HONGZHOU LIU et al. "METHOD AND APPARATUS FOR QUANTIFYING TRADEOFFS FOR MULTIPLE COMPETING GOALS IN CIRCUIT DESIGN"

Attorney Docket No.: 2879-030565



Inventors: HONGZHOU LIU et al.

"METHOD AND APPARATUS FOR QUANTIFYING TRADEOFFS FOR MULTIPLE COMPETING
GOALS IN CIRCUIT DESIGN"

Attorney Docket No.: 2879-030565

Fig 8

Layout:
Performance
Specifications\*:

Gain (G)

Slew Rate (SR)

Unity Gain Freq. (UGF)

Input Offset (IO)
Phase Margin (PM)

Settling Time (ST)

Power (Useage) (P)

Actual Total Area (ATA)

Yield Estimate (YE)

Design Rule
Compliance (DRC)

\* Performance Specifications to be compared to Errount Performances determined by a circuit simulator.

#### Inventors: HONGZHOU LIU et al. "METHOD AND APPARATUS FOR QUANTIFYING TRADEOFFS FOR MULTIPLE COMPETING

Attorney Docket No.: 2879-030565

GOALS IN CIRCUIT DESIGN"

12

.16

1

Layout		Design	Populat	7077		
Design Point	CINCUIT	Performancel	Original	Domination	Tradeoff	Relative
FOIVE	La yout	Tertormancel	s) (os+	Cost	Cost	Efficiency
LDPI	Liber	GP-LDPI SRP-LDPI : ORCP-LDPI	OCLOPI	DCLOPI	TCLOPI	RELDPI
LDP.5	Lors	GP-LOPS  SRP-LOPS  DRCP-LDPS	OCLOPS	DC <sub>LOPS</sub>	TCZ pr5	RELDPS
L0 P 7	·	GP-LOPT SRP-LOPT CRCP-LOPT	OC <sub>LDP7</sub>	DCLOPT	TCLOP7	RE <sub>LDP7</sub>

GP-LDPX RELDAX OCLPDX TCLOPX OCLDAX LLOPX LDPX

ŧ

١

# Inventors: HONGZHOU LIU et al. "METHOD AND APPARATUS FOR QUANTIFYING TRADEOFFS FOR MULTIPLE COMPETING GOALS IN CIRCUIT DESIGN" Attorney Docket No.: 2879-030565

